Celera Semiconductor Raises $30M to Scale Analog AI
Maverick Silicon has committed $50M to Celera Semiconductor across two disclosed rounds in 13 months. Its latest check is a $30M Series B, fully funded by Maverick, that will finance Celera's design-automation roadmap and customer projects.
The round arrives after Celera acquired Portuguese analog-design company SiliconGate and began expanding its product leadership in California. That sequence matters more than the round label because Celera is moving from a technical proof to a commercial test: whether automated analog design can deliver reliable custom chips across repeated customer programs.
Analog integrated circuits sit inside systems that sense, regulate, convert, and move power. Their behavior depends on device physics, layout, process variation, temperature, manufacturing constraints, and the judgment of scarce specialists, which makes analog development one of the least tidy places to promise software-like speed.
What Celera Semiconductor Announced
Celera announced the Series B on August 25, 2026. Maverick Silicon, a semiconductor-focused investment adviser within Maverick Capital, supplied the full $30M and is Celera's largest investor. No valuation was disclosed, and the release did not name customers, revenue, or commercial contract values.
Maverick also provided Celera's $20M Series A in August 2025. Celera separately announced a $3M seed investment in 2019, but the company did not publish a canonical total-funding figure with the Series B, so the more defensible number is the $50M Maverick has disclosed across the last two rounds.
The current financing will support Celera's automation roadmap, active customer projects, expansion of the recently acquired Portuguese team, and additional design and AI leadership in California. Celera also said the capital will widen the power-management applications its team can address, tying the software roadmap to a larger product-delivery obligation.
Why Analog Design Resists Easy Automation
Digital chip design benefits from abstraction and automation that allow engineers to manage enormous complexity without manually touching every element. Analog work remains more sensitive to continuous physical behavior, parasitic effects, temperature, manufacturing variation, and the placement of components on silicon, so expert iteration can consume months even when the required circuit is familiar.
Celera is trying to convert more of that judgment into reusable software. Its current material describes Nesto as a patented library of digital twins of analog functions, while the company's broader design flow covers specifications, behavioral modeling, synthesis, verification, physical layout, and manufacturing release. Celera says this combination can reduce development time by 10x, a useful claim that remains company-reported rather than independently benchmarked.
The business case is straightforward even when the engineering is not. An OEM may need a custom power-management or mixed-signal part to improve performance, lower cost, or differentiate a larger system, yet traditional suppliers have to weigh that request against scarce engineering capacity and long development cycles. If Celera can make smaller or more customized programs economically attractive without compromising qualification, it can change which products are worth building.
From One Automated Design to Repeatable Delivery
Celera supplied an important technical proof in March 2025 when it said it was sampling a high-voltage step-down converter designed by its autonomous software platform. The company said the flow moved from specification to manufacturing release in days and improved engineering productivity by 10x, while producing a part intended for industrial and automotive applications.
That milestone did not finish the argument. A successful sample shows that the system can produce a design, but a semiconductor supplier also has to support qualification, manufacturing, yield, packaging, customer changes, product families, and field reliability. The Series B raises the standard from “can the software design a chip?” to “can the company deliver dependable silicon repeatedly?”
Celera's supply model relies on established manufacturing partners rather than a company-owned fab. Its current site identifies Vanguard International Semiconductor as a foundry partner and ASE as an assembly and test partner, which can give Celera access to mature infrastructure while leaving the company responsible for the design, integration, and customer experience that sit around it.
Why the SiliconGate Acquisition Matters
Celera acquired SiliconGate in June 2026. The Portuguese company operated in Lisbon and Porto and brought an analog-design team plus a reported library of more than 900 silicon-proven IP designs, giving Celera more people and reusable technical material for the product programs the new capital is meant to accelerate.
The acquisition also exposes the practical limit of the usual “AI replaces expertise” framing. Celera bought a team with years of power-management and mixed-signal experience because automation still needs expert knowledge, verified building blocks, and engineers capable of judging what the software produces. The more credible thesis is not that analog expertise disappears, but that a scarce team can apply its judgment across more projects.
Celera plans to build the Portuguese operation into a larger design center and use its university relationships to expand the talent base. Hiring, integration, and delivery from that center will become visible indicators of whether the acquisition adds durable capacity or merely enlarges the organization chart.
The Leadership Transition Behind the Round
Patrick Brockett is leading Celera as CEO after joining the company in 2023 with prior executive experience at National Semiconductor, Texas Instruments, and Summit Microelectronics. Dr. Helen Song is now CTO, following her 2025 appointment to lead product design after senior roles at MediaTek and earlier work at National Semiconductor, Texas Instruments, and Qualcomm.
Founder Calum MacRae was identified as CTO in Celera's 2025 announcements and remains part of the company's technical history, but the new Series B release assigns the CTO role to Helen Song. Celera's 2019 seed announcement also identified Abid Hussain as co-founder and then-CEO, which reflects the company's progression from an automation platform concept into a supplier led by an experienced analog operating team.
Maverick Silicon's repeat participation is both a vote of confidence and a concentration signal. One investor fully funding consecutive rounds can provide continuity and technical patience, but it does not substitute for broader customer evidence or independent commercial validation. The next useful proof has to come from the market Celera is trying to serve.
What the Series B Has to Prove
Celera has already framed the opportunity in terms of speed. The Series B shifts attention toward repeatability: more customer programs, broader power-management coverage, effective integration of SiliconGate, and product families that survive qualification and manufacturing without surrendering the economics promised by automation.
For semiconductor operators, the important question is whether software can make custom analog programs easier to justify without making supplier risk harder to accept. For investors, Celera offers a direct test of whether AI creates value inside a specialized engineering workflow where accuracy, physical performance, and delivery matter more than the elegance of the demo.
Maverick Silicon has financed Celera's move from platform development toward scaled execution. The capital buys engineering capacity and time, but it also creates a cleaner scoreboard: reliable silicon, delivered across different customer specifications, with enough speed and consistency to make the old development model feel unnecessarily expensive.
Frequently Asked Questions
What does Celera Semiconductor do?
Celera Semiconductor develops custom analog and mixed-signal integrated circuits using software automation and AI-assisted design. Its Nesto technology stores digital twins of analog functions, while its broader flow covers modeling, synthesis, verification, layout, and manufacturing release.
Who funded Celera Semiconductor's $30M Series B?
Maverick Silicon fully funded the $30M Series B announced on August 25, 2026. Maverick Silicon also provided Celera's $20M Series A in August 2025 and is described as the company's largest investor.
Why is analog chip design difficult to automate?
Analog circuits are sensitive to device physics, layout, process variation, temperature, manufacturing constraints, and expert judgment. Celera is trying to capture more of that knowledge in reusable digital twins and automated design steps without removing the need for experienced engineers.
What should operators and investors watch after the Series B?
The most useful proof will be named commercial adoption, repeatable delivery across product families, qualification through manufacturing, effective integration of the SiliconGate team, and customers returning with additional specifications.
Where the Money Moved
The intelligence briefing of the innovation economy. Funding, M&A, debt and fund closes, read as market signal rather than deal announcements.
Subscribe to Where the Money Moved